All
Search
Images
Videos
Shorts
Maps
News
More
Shopping
Flights
Travel
Notebook
Report an inappropriate content
Please select one of the options below.
Not Relevant
Offensive
Adult
Child Sexual Abuse
Verilog
FPGA
LVDT Verilog
Verible
Verilog
Math Lab
FPGA 开发
人脸检测框视频
Verilator
Verilog
FEC 原理
FPGA
多波束
Verilog
概念
正点原子 Flash
FPGA Verilog
Verilog
中状态机的画法
三次样条插值
FPGA
贴片技巧
Verily
Verilog
English
Verilog
B0 H0 省略位宽 赋值
FPGA
原型系统搭建案例
CNN 神经网络
Verilog
的 135 个经典设计实例
一起学习用 Verilog 在 FPGA
上实现 CNN 三
Relu
Verilog
HDL
Digital Clock Using
Verilog FPGA
Verilog-
A 输出电压值
Verilog 与 FPGA
数字系统设计 图书
FPGA
Vio 视频 特权
Verilog
Ai 硬件协同设计规范
FPGA
综合 网表 和 Verilog 混合设计
Zero 讲解 分布式训练 并行
Verilog
三段式 状态机
Length
All
Short (less than 5 minutes)
Medium (5-20 minutes)
Long (more than 20 minutes)
Date
All
Past 24 hours
Past week
Past month
Past year
Resolution
All
Lower than 360p
360p or higher
480p or higher
720p or higher
1080p or higher
Source
All
Dailymotion
Vimeo
Metacafe
Hulu
VEVO
Myspace
MTV
CBS
Fox
CNN
MSN
Price
All
Free
Paid
Clear filters
SafeSearch:
Moderate
Strict
Moderate (default)
Off
Filter
Verilog
FPGA
LVDT Verilog
Verible
Verilog
Math Lab
FPGA 开发
人脸检测框视频
Verilator
Verilog
FEC 原理
FPGA
多波束
Verilog
概念
正点原子 Flash
FPGA Verilog
Verilog
中状态机的画法
三次样条插值
FPGA
贴片技巧
Verily
Verilog
English
Verilog
B0 H0 省略位宽 赋值
FPGA
原型系统搭建案例
CNN 神经网络
Verilog
的 135 个经典设计实例
一起学习用 Verilog 在 FPGA
上实现 CNN 三
Relu
Verilog
HDL
Digital Clock Using
Verilog FPGA
Verilog-
A 输出电压值
Verilog 与 FPGA
数字系统设计 图书
FPGA
Vio 视频 特权
Verilog
Ai 硬件协同设计规范
FPGA
综合 网表 和 Verilog 混合设计
Zero 讲解 分布式训练 并行
Verilog
三段式 状态机
西电 Eda
008700 Bnu 4K
Vivado FPGAs
Implementation Reports
FPGA
Int8 CNN
Verilog
实现支持 Lin 模式的 UART
008600 Bnu 4K
Image processing on FPGA using Verilog HDL
Jun 17, 2017
fpga4student.com
IC/FPGA Design P2: Verilog for Design and Verification
Apr 21, 2025
git.ir
56:07
UART Receiver in Verilog | FPGA UART RX Design & Verification wit
…
3 months ago
YouTube
Deep Dive to Digital
2:34
Finite State Machine (FSM) in Verilog | Code, Testbench & Simul
…
79 views
1 month ago
YouTube
Chip Logic Studio
12:43
Finite State Machine (FSM) in Verilog | Code, Testbench & Simul
…
49 views
1 month ago
YouTube
Chip Logic Studio
0:19
Digital Safe on FPGA | Verilog Project | Nexys A7 Demonstration
13 views
1 week ago
YouTube
Y00_11_22
13:22
UVM Hello World Tutorial
52.8K views
Mar 28, 2014
YouTube
EDA Playground
10:37
System Verilog Tutorial 1 | Randomization | EDA Playground
21.4K views
Jan 1, 2021
YouTube
VLSI Chaps
10:00
Introduction to UVM - The Universal Verification Methodology for Syst
…
124.9K views
Mar 29, 2011
YouTube
Doulos Training
4:20
FPGA Design with MATLAB, Part 1: Why Use MATLAB and Simulink
28.1K views
Dec 2, 2019
YouTube
MATLAB
5:09
Verilog Programming Series - Dual Port Synchronous RAM
23.1K views
Dec 6, 2019
YouTube
Maven Silicon
5:38
How to Write an FSM in SystemVerilog (SystemVerilog Tut
…
83K views
Dec 12, 2016
YouTube
Charles Clayton
12:20
SPI Master in FPGA, Verilog Code Example
52K views
May 10, 2019
YouTube
nandland
2:09
SystemVerilog Interview Question 1 -- Warm Up
90.2K views
Jan 10, 2014
YouTube
EDA Playground
14:50
The best way to start learning Verilog
251K views
Mar 31, 2021
YouTube
Visual Electric
10:59
Machine Learning on FPGAs: Circuit Architecture and FPGA Implement
…
55K views
Sep 23, 2020
YouTube
Marco Winzker (Professor)
8:06
Introduction to HDL | What is HDL? | #1 | Verilog in English
188.5K views
Jun 26, 2021
YouTube
VLSI POINT
15:00
What is a Block RAM in an FPGA?
107K views
Apr 24, 2017
YouTube
nandland
5:33
Learn FPGA #2: How it works and why to choose Verilog - Tutorial
25K views
May 21, 2018
YouTube
Invent Box Tutorials
8:39
How to Create a 7 Segment Controller in Verilog? | Xilinx FPG
…
54.2K views
Oct 4, 2018
YouTube
Simple Tutorials for Embedded Systems
1:11:39
VLSI Project || ADC(Analog to Digital Converter) & SENSOR interfacing
…
23.6K views
May 27, 2021
YouTube
Component Byte
9:04
Vivado Simulator and Test Bench in Verilog | Xilinx FPGA Programmin
…
107.9K views
Sep 12, 2018
YouTube
Simple Tutorials for Embedded Systems
14:19
State Machines - coding in Verilog with testbench and implementatio
…
65.8K views
Jan 20, 2021
YouTube
Visual Electric
7:19
Verilog Example and Gate Level Simulation with Quartus Prime Lit
…
10.9K views
Sep 14, 2020
YouTube
Trie Maya
12:41
How to Create VGA Controller in Verilog on FPGA? | Xilinx FPGA Pr
…
60.5K views
Nov 29, 2018
YouTube
Simple Tutorials for Embedded Systems
1:02:47
HDL Verilog: Online Lecture 27: Traffic Signal Controller using veri
…
34.2K views
Jun 16, 2021
YouTube
Shrikanth Shirakol
4:58
How to Write a SystemVerilog TestBench (SystemVerilog Tutoria
…
41K views
Dec 13, 2016
YouTube
Charles Clayton
5:58
How to Create PWM in Verilog on FPGA? | Xilinx FPGA Programmin
…
51.4K views
Nov 7, 2018
YouTube
Simple Tutorials for Embedded Systems
22:49
Image processing on FPGA using Verilog HDL
31.6K views
Feb 25, 2021
YouTube
Izaz Ahmed
2:11
Evolving FPGA Verification Capabilities
634 views
Sep 15, 2014
YouTube
VerificationAcademy
See more videos
More like this
Feedback